{"id":2670,"date":"2019-06-24T08:47:12","date_gmt":"2019-06-24T08:47:12","guid":{"rendered":""},"modified":"2019-06-24T16:47:28","modified_gmt":"2019-06-24T08:47:28","slug":"%e5%a6%82%e4%bd%95%e8%ae%a9fpga%e6%9b%b4%e5%a5%bd%e5%9c%b0%e8%bf%9b%e8%a1%8c%e5%ae%9a%e5%88%b6%e5%8c%96","status":"publish","type":"post","link":"http:\/\/www.szryc.com\/?p=2670","title":{"rendered":"\u5982\u4f55\u8ba9FPGA\u66f4\u597d\u5730\u8fdb\u884c\u5b9a\u5236\u5316"},"content":{"rendered":"

\n\t\u4e3a\u4f55eFPGA<\/u>\u6bd4\u6807\u51c6FPGA\u66f4\u9ad8\u6548?\u4e3b\u8981\u6709\u5982\u4e0b\u4e09\u5927\u539f\u56e0\u3002
\n\t       \u539f\u56e01\u3002\u5982\u4e0b\u56fe\uff0c\u4f20\u7edfFPGA\u6784\u67b6\u4e2d\uff0c\u5468\u56f4\u7684\u7ea2\u8272\u8fb9\u6846\u653e\u7f6e\u53ef\u7f16\u7a0bI\/O<\/u>\u3001\u9ad8\u901fSerDes\u53ca\u5404\u79cd\u63a5\u53e3<\/u>\u63a7\u5236\u5668\uff0c\u8fd9\u4e9b\u4f1a\u5360\u670930%~40%\u9762\u79ef\u3002\u5982\u679c\u505a\u6210\u5d4c\u5165\u5f0fFPGA\uff0c\u8fd9\u4e9b\u9762\u79ef\u53ef\u4ee5\u7701\u6389\u3002\u4e0b\u56fe\u516c\u5f0f\u5c55\u793a\u7684FPGA\u548c\u7247\u82af\u9762\u79ef\u7684\u6bd4\u4f8b\u3002<\/p>\n

\n\t<\/p>\n

\n\t <\/div>\n

\n\t\u56fe\uff1a\u6838\u5fc3\u7535\u8def<\/u>\u4e0e\u8fb9\u7f18\u7535\u8def\u7684\u6bd4\u4f8b<\/p>\n

\n\t\u90a3\u4e48\u4e3a\u4f55Speedcore\u6bd4\u6807\u51c6FPGA\u66f4\u9ad8\u6548?<\/p>\n

\n\t\u539f\u56e02\u3002\u5fae\u8f6f\u5728\u5176\u6709\u5173Catapulit\u9879\u76ee(\u6ce8\uff1a\u67d0\u4e91\u52a0\u901f\u4e0e\u8ba1\u7b97\u9879\u76ee)\u7684\u767d\u76ae\u4e66\u4e2d\u4ecb\u7ecd\u4e86\u4e00\u79cd\u4e91\u89c4\u6a21\u7684\u52a0\u901f\u67b6\u6784\u3002\u5176\u4e2d\u589e\u52a0\u4e86\u4e00\u4e9b\u672f\u8bed\uff0c\u6709shell(\u58f3)\u548c\u5e94\u7528\u3002shell\u662fI\/O\u53ca\u7535\u8def\u677f<\/u>\u76f8\u5173\u7684\u903b\u8f91\u7535\u8def\uff0c\u5e94\u7528\u662f\u5728\u6838\u5fc3\u903b\u8f91\u4e0a\u5b9e\u73b0\u7684\u6838\u5fc3\u5e94\u7528\u3002<\/p>\n

\n\t\u5728\u6b64\u7814\u7a76\u4e2d\uff0c\u8fd9\u4e9bshell\u4e00\u65e6\u56fa\u5b9a\u5230\u5e94\u7528\u4e2d\uff0c\u8fd9\u4e9b\u53ef\u7f16\u7a0b\u4e0d\u80fd\u88ab\u53ef\u7f16\u7a0b(\u5373\u56fa\u5b9a\u4e0b\u6765\u4e86)\u3002\u53e6\u5916\uff0c\u6838\u5fc3\u5e94\u7528\u662f\u4f1a\u6539\u53d8\u7684\u3002\u56e0\u6b64\u5982\u679c\u62ff\u6389shell\uff0c\u4f1a\u8282\u770144%\u7684\u9762\u79ef\u3002<\/p>\n

\n\t<\/p>\n

\n\t\u56fe\uff1a\u5982\u679c\u53bb\u6389shell\uff0c\u4f1a\u8282\u7701\u8fd1\u4e00\u534a\u7684\u9762\u79ef(\u6ce8\uff1a\u5de6\u53f3\u4e24\u56fe\u7684\u5de6\u4e0a\u89d2\u5747\u4e3a“FPGA IO”)<\/p>\n

\n\t\u539f\u56e03\u3002\u5728\u628ashell\u5265\u53bb\u7684\u57fa\u7840\u4e0a\uff0c\u53c8\u589e\u52a0\u4e86\u81ea\u5b9a\u4e49\u7684custom block\uff0c\u8fd9\u662f\u7531\u5ba2\u6237\u81ea\u5b9a\u4e49\u7684\uff0c\u5206\u5e03\u5728speedcore\u67b6\u6784\u4e4b\u4e2d\uff0c\u6709\u4e86\u8fd9\u79cdcustom block\uff0c\u9762\u79ef\u4f1a\u7f29\u5c0f75%\uff0c\u540c\u65f6\u6709\u66f4\u4f4e\u529f\u8017\u548c\u66f4\u9ad8\u7684\u6027\u80fd\u3002<\/p>\n

\n\t\u57fa\u4e8e\u4ee5\u4e0a\u4e09\u4e2a\u539f\u56e0\uff0c\u5373\u88c1\u526a\u4e86FPGA\u7684\u53ef\u7f16\u7a0bI\/O\uff0cshell\u8d44\u6e90\u53bb\u6389\uff0c\u53e6\u5916\u63d0\u9ad8\u4e86custom block\uff0c\u56e0\u6b64\u7247\u82af\u9762\u79ef\u5927\u5927\u7f29\u51cf(\u5982\u4e0b\u56fe)\u3002<\/p>\n

\n\t<\/p>\n

\n\t\u56fe\uff1a\u4e0e\u72ec\u7acbFPGA\u76f8\u6bd4\uff0c\u628aSpeedcore\u7684\u4e09\u4e2a\u4f18\u52bf<\/p>\n

\n\tAchronix\u516c\u53f8\u4e0d\u4e45\u524d\u63a8\u51fa\u7684\u5b9a\u5236\u5316\u7684Speedcore custom blocks(\u5b9a\u5236\u6a21\u5757)\uff0c\u53ef\u4ee5\u5b9e\u73b0\u6700\u5c0f\u7684\u7247\u82af\u9762\u79ef\uff0c\u63d0\u4f9bASIC<\/u>\u7ea7\u7684\u6027\u80fd\uff0c\u53bb\u6784\u5efa\u72ec\u7acbFPGA\u82af\u7247\u65e0\u6cd5\u63d0\u4f9b\u7684\u529f\u80fd\u3002<\/p>\n

\n\tAchronix\u4f5c\u4e3aFPGA\u7684\u540e\u6765\u8005\uff0c\u4eca\u5e74\u4e5f\u8981\u8de8\u51651\u4ebf\u7f8e\u5143\u4ff1\u4e50\u90e8\u3002\u65b0\u4ea7\u54c1Speedcore \u63a8\u51fa\u4e00\u5e74\u5df2\u5360\u8425\u65361\/4\uff0c\u672a\u6765\u4e09\u5e74\u5c06\u5360\u534a\u58c1\u6c5f\u5c71\u3002\u5728\u5939\u7f1d\u4e2d\u751f\u957f\uff0cAchronix\u7684\u5546\u4e1a\u6a21\u5f0f\u5c31\u662f\u4e0d\u8d70\u5bfb\u5e38\u8def\u3002<\/p>\n","protected":false},"excerpt":{"rendered":"

\u4e3a\u4f55e FPGA \u6bd4\u6807\u51c6FPGA\u66f4\u9ad8\u6548?\u4e3b\u8981\u6709\u5982\u4e0b\u4e09\u5927\u539f\u56e0\u3002 \u539f\u56e01\u3002\u5982\u4e0b\u56fe\uff0c\u4f20\u7edfFPGA\u6784\u67b6\u4e2d\uff0c\u5468\u56f4\u7684\u7ea2\u8272\u8fb9\u6846\u653e\u7f6e\u53ef\u7f16\u7a0b I\/O \u3001\u9ad8\u901fSerDes\u53ca\u5404\u79cd \u63a5\u53e3 \u63a7\u5236\u5668\uff0c\u8fd9\u4e9b\u4f1a\u5360\u670930%~40%\u9762\u79ef\u3002\u5982\u679c\u505a\u6210\u5d4c<\/p>\n","protected":false},"author":1,"featured_media":0,"comment_status":"open","ping_status":"closed","sticky":false,"template":"","format":"standard","meta":{"footnotes":""},"categories":[14],"tags":[],"_links":{"self":[{"href":"http:\/\/www.szryc.com\/index.php?rest_route=\/wp\/v2\/posts\/2670"}],"collection":[{"href":"http:\/\/www.szryc.com\/index.php?rest_route=\/wp\/v2\/posts"}],"about":[{"href":"http:\/\/www.szryc.com\/index.php?rest_route=\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"http:\/\/www.szryc.com\/index.php?rest_route=\/wp\/v2\/users\/1"}],"replies":[{"embeddable":true,"href":"http:\/\/www.szryc.com\/index.php?rest_route=%2Fwp%2Fv2%2Fcomments&post=2670"}],"version-history":[{"count":0,"href":"http:\/\/www.szryc.com\/index.php?rest_route=\/wp\/v2\/posts\/2670\/revisions"}],"wp:attachment":[{"href":"http:\/\/www.szryc.com\/index.php?rest_route=%2Fwp%2Fv2%2Fmedia&parent=2670"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"http:\/\/www.szryc.com\/index.php?rest_route=%2Fwp%2Fv2%2Fcategories&post=2670"},{"taxonomy":"post_tag","embeddable":true,"href":"http:\/\/www.szryc.com\/index.php?rest_route=%2Fwp%2Fv2%2Ftags&post=2670"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}