{"id":1537,"date":"2018-11-21T13:34:46","date_gmt":"2018-11-21T13:34:46","guid":{"rendered":""},"modified":"2018-11-21T21:37:37","modified_gmt":"2018-11-21T13:37:37","slug":"%e9%9d%a2%e5%90%91adas%e5%ba%94%e7%94%a8%e7%9a%84xilinx+zynq+7010+soc%e4%bc%98%e5%8c%96%e7%94%b5%e6%ba%90%e8%ae%be%e8%ae%a1","status":"publish","type":"post","link":"http:\/\/www.szryc.com\/?p=1537","title":{"rendered":"\u9762\u5411ADAS\u5e94\u7528\u7684Xilinx Zynq 7010 SoC\u4f18\u5316\u7535\u6e90\u8bbe\u8ba1"},"content":{"rendered":"

\u63cf\u8ff0

\n

\nTIDA-00389 \u8bbe\u8ba1\u662f\u4e00\u79cd\u7ecf\u8fc7\u4f18\u5316\u7684\u7535\u6e90\u89e3\u51b3\u65b9\u6848\uff0c\u9002\u7528\u4e8e Xilinx® Zynq® 7010 FPGA\/SoC\uff08\u5c5e\u4e8e Zynq® 7000 \u4ea7\u54c1\u7cfb\u5217\uff09\u3002\u5b83\u9762\u5411 ADAS \u5e94\u7528\uff0c\u5728\u8fd9\u4e9b\u5e94\u7528\u4e2d\u5ba2\u6237\u9009\u62e9\u4f7f\u7528 FPGA \u4ee3\u66ff\u591a\u6838 DSP \u6216 MPU\u3002\u6b64\u8bbe\u8ba1\u4f7f\u7528\u5355\u4e00\u4e2d\u95f4 3.3V \u6216 5V \u7535\u6e90\u8f68\u8fd0\u884c\uff0c\u4e3a Xilinx® Zynq® 7010 \u7684\u4f9b\u7535\u63d0\u4f9b\u5b8c\u6574\u7684\u89e3\u51b3\u65b9\u6848\u3002\u6b64\u5916\u8fd8\u91c7\u7528\u4e86 DDR \u5185\u5b58\u7ec8\u7aef\u548c\u9002\u7528\u4e8e CAN \u6536\u53d1\u5668\u7684 5V \u7535\u6e90\u3002LM3880 \u5b9e\u73b0\u52a0\u7535\u548c\u65ad\u7535\u6392\u5e8f\u3002\u6b64\u8bbe\u8ba1\u7ecf\u8fc7\u9488\u5bf9\u6c7d\u8f66\u5e94\u7528\u7684\u6d4b\u8bd5\u548c\u4f18\u5316\u3002<\/font>

\n

\n

\n\"\"<\/font>

\n

\n

\n\u4e3b\u8981\u7279\u8272<\/font>

\n
<\/p>\n