{"id":10120,"date":"2022-09-25T10:54:31","date_gmt":"2022-09-25T02:54:31","guid":{"rendered":"http:\/\/www.szryc.com\/?p=10120"},"modified":"2022-09-25T10:54:31","modified_gmt":"2022-09-25T02:54:31","slug":"microchip%e4%b8%bafpga%e8%8a%af%e7%89%87%e6%8e%a8%e5%87%ba%e5%8a%9f%e8%83%bd%e5%ae%89%e5%85%a8%e8%ae%a4%e8%af%81%e5%8c%85%ef%bc%8c%e5%8a%a0%e5%bf%ab%e4%b8%8a%e5%b8%82%e6%97%b6%e9%97%b4","status":"publish","type":"post","link":"http:\/\/www.szryc.com\/?p=10120","title":{"rendered":"Microchip\u4e3aFPGA\u82af\u7247\u63a8\u51fa\u529f\u80fd\u5b89\u5168\u8ba4\u8bc1\u5305\uff0c\u52a0\u5feb\u4e0a\u5e02\u65f6\u95f4"},"content":{"rendered":"

SmartFusion\u00ae 2\u548cIGLOO\u00ae 2\u00a0\u00a0FPGA<\/u>\u5728\u5176\u5355\u7c92\u5b50\u7ffb\u8f6c\uff08SEU\uff09\u7f13\u89e3\u529f\u80fd\u7684\u57fa\u7840\u4e0a\u65b0\u589e
\nIEC 61508\u8ba4\u8bc1<\/u>
\n\u00a0
\n\u5728\u8bb8\u591a\u9ad8\u53ef\u9760\u6027\u5546\u4e1a\u822a\u7a7a\u3001\u592a\u7a7a\u3001\u56fd\u9632\u3001\u6c7d\u8f66\u548c\u5de5\u4e1a\u5e94\u7528\u4e2d\u4f7f\u7528\u7684\u7cfb\u7edf\u9700\u8981\u83b7\u5f97IEC 61508\u5b89\u5168\u5b8c\u6574\u6027\u7b49\u7ea7\uff08SIL\uff093\u529f\u80fd\u5b89\u5168\u89c4\u8303\u7684\u8ba4\u8bc1\u3002\u4e3a\u4e86\u964d\u4f4e\u8fd9\u4e00\u8fc7\u7a0b\u7684\u6210\u672c\uff0c\u5e76\u52a0\u5feb\u4e0a\u5e02\uff0cMicrochip<\/u>\u00a0Te<\/u>chnology Inc.\uff08\u7f8e\u56fd\u5fae\u82af\u79d1\u6280\u516c\u53f8\uff09\u6301\u7eed\u6309\u7167\u884c\u4e1a\u5b89\u5168\u89c4\u8303\u5bf9\u4ea7\u54c1\u548c\u5de5\u5177\u8fdb\u884c\u8ba4\u8bc1\uff0c\u4eca\u65e5\u5ba3\u5e03\u5df2\u4e3a\u53e6\u5916\u4e24\u6b3e\u7cfb\u7edf\u7ea7\u82af\u7247\uff08SoC\uff09FPGA\u548cFPGA\u7cfb\u5217\u65b0\u589e\u4e86IEC 61508 SIL 3\u8ba4\u8bc1\u5305\u3002
\n\u00a0
\nMicrochip FPGA\u4e1a\u52a1\u90e8\u526f\u603b\u88c1Bruce Weyer\u8868\u793a\uff1a\u201cMicrochip FPGA\u7cfb\u5217\u4ea7\u54c1\u5728\u5de5\u4e1a\u5e02\u573a\u4e0a\u62e5\u6709\u5e7f\u6cdb\u800c\u60a0\u4e45\u7684\u4f18\u52bf\u5730\u4f4d\uff0c\u6211\u4eec\u7684\u975e\u6613\u5931\u6027FPGA\u6280\u672f\u4ee5\u9ad8\u53ef\u9760\u6027\u548c\u5b89\u5168\u6027\u5907\u53d7\u8d5e\u8a89\u3002\u957f\u671f\u4ee5\u6765\uff0c\u6211\u4eec\u7684\u4ea7\u54c1\u548c\u5de5\u5177\u4e00\u76f4\u6309\u7167IEC 61508 SIL 3\u548c\u5176\u4ed6\u5b89\u5168\u89c4\u8303\u8fdb\u884c\u8ba4\u8bc1\uff0c\u5927\u5927\u4fbf\u5229\u4e86\u5ba2\u6237\u7684\u7ec8\u7aef\u8bbe\u5907\u8ba4\u8bc1\u8fc7\u7a0b\u3002\u5bf9\u4e8e\u4e3a\u667a\u80fd\u7535\u7f51<\/u>\u3001\u81ea\u52a8\u5316\u63a7\u5236\u5668\u3001\u8fc7\u7a0b\u5206\u6790\u4eea\u548c\u5176\u4ed6\u5b89\u5168\u5173\u952e\u5e94\u7528\u8bbe\u8ba1\u9ad8\u53ef\u9760\u6027\u4ea7\u54c1\u7684\u5de5\u4e1a\u5ba2\u6237\u800c\u8a00\uff0c\u6211\u4eec\u4e3a\u4f4e\u529f\u8017SmartFusion 2 SoC FPGA\u548cIGLOO 2 FPGA\u589e\u52a0\u76f8\u5173\u8ba4\u8bc1\u662f\u81ea\u7136\u800c\u7136\u7684\u9009\u62e9\u3002\u201d
\n\u00a0
\nMicrochip\u7684\u5b89\u5168\u8f6f\u4ef6\u5305\u5efa\u7acb\u5728\u00a0SmartFusion 2<\/strong>\u548cIGLOO 2<\/strong>\u5668\u4ef6\u7684\u6297SEU\u3001\u57fa\u4e8e\u95ea\u5b58\u7684FPGA\u7ed3\u6784\u4e4b\u4e0a\u3002\u8fd9\u4e9bFPGA\u5df2\u901a\u8fc7\u72ec\u7acb\u5b89\u5168\u8bc4\u4f30\u673a\u6784\u5fb7\u56fd\u83b1\u8335T\u00dcV\uff08T\u00dcV Rhineland\u00ae\uff09\u7684\u8ba4\u8bc1\u3002\u8f6f\u4ef6\u4ea4\u4ed8\u5305\u5185\u542bMicrochip\u7684Libero\u00ae SoC \u8bbe\u8ba1\u5957\u4ef6 v11.8 Service Pack 4\u8ba4\u8bc1\u548c\u76f8\u5173\u5f00\u53d1\u5de5\u5177\uff0c\u4ee5\u53ca28\u4e2a\u77e5\u8bc6\u4ea7\u6743\uff08IP\uff09\u6838\u3001\u5b89\u5168\u624b\u518c\u3001\u6587\u6863\u548c\u5668\u4ef6\u6570\u636e\u8868\u3002\u5fb7\u56fd\u83b1\u8335T\u00dcV\u7684\u5b89\u5168\u8bc1\u4e66\u4e5f\u5305\u542b\u5728\u5185\u3002
\n\u00a0
\nMicrochip\u8fd8\u901a\u8fc7\u5b9e\u65bd\u7531\u5ba2\u6237\u9a71\u52a8\u7684\u4ea7\u54c1\u505c\u4ea7\u673a\u5236\uff0c\u5e2e\u52a9\u4fdd\u62a4\u5ba2\u6237\u7684\u957f\u671f\u8ba4\u8bc1\u6295\u8d44\u3002\u53ea\u8981\u5ba2\u6237\u9700\u8981\u8ba2\u8d2d\uff0cMicrochip\u5c31\u4f1a\u627f\u8bfa\u5236\u9020\u8ba4\u8bc1\u7cfb\u7edf\u4e2d\u4f7f\u7528\u7684\u5668\u4ef6\uff0c\u800c\u4e14Microchip\u80fd\u591f\u83b7\u5f97\u6240\u9700\u5668\u4ef6\u7684\u6240\u6709\u5b50\u5143\u4ef6\u3002\u8fd9\u589e\u52a0\u4e86\u5ba2\u6237\u5bf9\u65e0\u9700\u91cd\u590d\u8ba4\u8bc1\u7684\u4fe1\u5fc3\uff0c\u540c\u65f6\u4e5f\u964d\u4f4e\u4e86\u90e8\u4ef6\u610f\u5916\u8fdb\u5165\u62a5\u5e9f\u671f\u800c\u88ab\u8feb\u91cd\u65b0\u8bbe\u8ba1\u6216\u6539\u53d8\u5de5\u5177\u6d41\u7a0b\u7684\u98ce\u9669\u3002<\/p>\n","protected":false},"excerpt":{"rendered":"

SmartFusion\u00ae 2\u548cIGLOO\u00ae 2\u00a0\u00a0FPGA\u5728\u5176\u5355\u7c92\u5b50\u7ffb\u8f6c\uff08SEU\uff09\u7f13\u89e3\u529f\u80fd\u7684\u57fa\u7840\u4e0a\u65b0\u589e IEC […]<\/p>\n","protected":false},"author":1,"featured_media":0,"comment_status":"closed","ping_status":"closed","sticky":false,"template":"","format":"standard","meta":{"footnotes":""},"categories":[10],"tags":[],"_links":{"self":[{"href":"http:\/\/www.szryc.com\/index.php?rest_route=\/wp\/v2\/posts\/10120"}],"collection":[{"href":"http:\/\/www.szryc.com\/index.php?rest_route=\/wp\/v2\/posts"}],"about":[{"href":"http:\/\/www.szryc.com\/index.php?rest_route=\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"http:\/\/www.szryc.com\/index.php?rest_route=\/wp\/v2\/users\/1"}],"replies":[{"embeddable":true,"href":"http:\/\/www.szryc.com\/index.php?rest_route=%2Fwp%2Fv2%2Fcomments&post=10120"}],"version-history":[{"count":1,"href":"http:\/\/www.szryc.com\/index.php?rest_route=\/wp\/v2\/posts\/10120\/revisions"}],"predecessor-version":[{"id":10122,"href":"http:\/\/www.szryc.com\/index.php?rest_route=\/wp\/v2\/posts\/10120\/revisions\/10122"}],"wp:attachment":[{"href":"http:\/\/www.szryc.com\/index.php?rest_route=%2Fwp%2Fv2%2Fmedia&parent=10120"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"http:\/\/www.szryc.com\/index.php?rest_route=%2Fwp%2Fv2%2Fcategories&post=10120"},{"taxonomy":"post_tag","embeddable":true,"href":"http:\/\/www.szryc.com\/index.php?rest_route=%2Fwp%2Fv2%2Ftags&post=10120"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}